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 MOSFET-Only Predictive Track and Hold Circuit 
Chapter 1. Introduction 
High-accuracy and high-speed CMOS track-and-hold or sample-and-hold circuits 
form an important part of the analog-to-digital interface. The op-amp's dc offset, finite gain, 
finite bandwidth all have big impact on the accuracy of the track-and-hold circuit (T/H). 
The CDS (correlated double sampling) scheme, effective in reducing these effects at lower 
frequency, may not be good enough at higher frequencies up to half of the sampling rate. 
Also the high-quality analog poly-poly capacitors used in most switched-capacitor circuits 
are not available in a basic digital process. This work is aimed at solving such problems. 
In Chapter 2, we discuss the nonlinearity of the capacitor  implemented  by 
MOSFET. With a more exact analysis of the capacitor in the accumulation region, we have 
its nonlinear relationship and find out how its nonlinearity depends on process variation. 
In Chapter 3, we first explain the basic CDS (correlated double sampling) idea. 
Two basic examples are the resetting compensation T/H circuit and the inverting tracking 
mode T/H. Then we introduce the predictive CDS method, which is used in the chip 
implemented. To have a good understanding of the circuit, gradual improvements leading 
to the final implementation are explained, which include improved switching,  more 
balanced load in different phases and new settling phase inserted to alleviate the error 
caused by the change of opamp gain in tracking and holding phases. We also explain some 
additional considerations for using  MOSFET-only capacitors and driving off-chip 
capacitance. Detailed schematics specifying transistor size are shown and the post-layout 
simulation results are also given. 2 
In Chapter 4, we examine the circuit nonideality's impact on the performance and 
show that the circuit design is good enough to satisfy the performance without imposing 
stringent requirement on the components . Those practical considerations include non-zero 
and non-linear on-resistance of the switches, nonideal aspects ofop-amp (finite gain, finite 
bandwidth, non-zero output resistance, finite slew rate), thermal noise caused by the 
switches and the noise caused by the op-amp with emphasis on the sampling and holding's 
effect. 
Finally in Chapter 5, a summary is given and topics for future work  are 
recommended. We can apply predictive CDS schemes in SC filters like the post-filter in 
the delta-sigma DAC. Also, we can use series or parallel branches in the main circuit to 
further reduce the harmonic distortion caused by the nonlinearity of MOSFET capacitors. Chapter 2. MOSFET capacitor's nonlinearity
 
2.1  Introduction and gate structure 
Most analog processing blocks use highly-linear, low-voltage coefficient, uniform 
poly-poly capacitors which are obtained at extra fabrication cost. Therefore it is desirable 
to find an alternative way. MOSFET capacitors, by contrast, are available in any digital 
process, have large capacitance per unit area due to the thin oxide ,  and good matching 
properties (relative mismatches of MOS gate capacitance are as low as 0.02% have been 
reported [1]). However, their voltage coefficients are bigger. 
Fig. 2-1 shows four gate structures that can be employed as capacitors in a p-well 
CMOS process. The first two need to be operated in the accumulation region while the 
other two need to be operated in the inversion region. 
G 
S  D 
(b) 
G 
-N 
(d) 
Figure 2.1: Gate structure in a p-well CMOS technology 4 
The model for the MOS capacitor with Vds=0, valid for low and medium-frequency 
operation is shown in the Fig.2.2. In accumulation configuration, the S, D, B are physically 
shorted. In strong inversion region, to remove the effects of reverse biased substrate 
junction capacitance, Vd=Vs=Vb is set. Thus in usual linear approximation, we have. 
cgs 1_ _Lc 
gd  Cgb
S D 
Cbs 
F-Cbd 
B 
Figure 2.2:Intrinsic capacitances of the MOSFET when Vds=0 
Cox In strong inversion :  Cg = Cgs + Cgd + Cgb  + Cox + 0 = Cox 
In accumulation:  Cg  = C C gs  Cgd  Cgb  ox 
We also notice that the overlap capacitances are in parallel with Cgs and Cgd. Also, 
the possible well-to-substrate capacitance needs to be considered. To make the MOSFET 
capacitance linear, we need to either bias it in the accumulation region or in strong 
inversion. For capacitors grounded or almost grounded (like connected to the virtual 
ground of the op-amp), we can do it in quite a direct way. 
2.2  Accurate model of the MOSFET gate capacitance 
In the usual analysis of the MOSFET capacitance, we neglect the thickness of the 
surface channel. In such case, the Cg in inversion is a constant when Vd=Vs= Vb. To 5 
determine the relationship of Cg to Vg, we have to make more appropriate assumptions [1]. 
Let's take a NMOSFET as an example. The conclusion is valid also for PMOS, except for 
some polarity changes. We have the following equations, valid for nondegenerate silicon: 
VGB = V FB +111sV/C ox  (2.1) 
(F 20 +  sB  }0.
5 
=  sgn (vs)F / exp ITTIA1{ exp 
(2.2) 
where vs represents the surface potential, :1)F is the Fermi potential, 4  is the thermal 
voltage, VFB is the flat-band voltage, VGB is the gate-to-bulk voltage, Qc  is the total 
semiconductor charge per unit area, and Cox is the oxide capacitance per unit area. From 
the above, the small-signal gate capacitance per unit area is given by: 
d  dQ c
G  (2.3) - v GB  "KGB 
where C'g = C'gs + C'gd + C'gb 
as VB.5 - =  V DS = 0 , the non-linear junction capacitance is 0. The C'g can be considered 
as the serial combination of the oxide capacitance and the semiconductor space charge 
capacitance: 
=  + ,  d Q c 1  1  where C'c =  (2.4) C'g  Cox  Cc  dvs 
A. Accumulation region: If we just retain the dominant exponential term in (2.2), 
then we have the following approximation: 
Q 'c  FFITItexp (ist)  (2.5) 6 
Therefore we have, 
then substituting (2.1), we get dvs  201 
sV )Cox Qc  (V GB V FB C  C  (2.6)
C  2ePt  20t  24)t 
where vs has been neglected in the numerator of (2.6), because in this region vs is small. 
(a very small vs is enough for exponential increase of Qc  --meaning much larger voltage 
on oxide than silicon). Hence, the semiconductor space-charge capacitance depends 
almost linearly on the gate voltage. The total gate capacitance is then given by 
(2.7) 24 
oxll  4_ 26 1 GB 
v
FBI  r 
which applies both in NMOS and PMOS. For the analysis for circuits with weakly nonlin­
ear components it is useful to obtain the power series expansion of the nonlinear term 
around a bias voltage VR.. From (2.4) it follows that 
CO;  Cox 
C'ox(1  .)  (2.8) 
+ Cox /Cc  c  c 
From (2.6) and (2.8), writing VGB = V R-1- V where VR is the dc bias voltage and V«VR 
2eptV  201172  (2.9) C41 Cg  2  T7  3 ± (V R v
/7
FB) 
lv 17R v FBI 
B. Strong inversion:  The total semiconductor charge Q c  is the sum of the 
inversion-layer charge and the depletion-region charge. Assuming that the depletion charge 
is constant and the inversion charge varies exponentially with  the surface potential, it 
follows that 
(111 s-240F) Q'  F j2N  F + F,FATotexp 
201  ) 7 
which results in:  F j2N A0F+24 C', 
Substituting the above Eq. in (2.1), we get 
II/GBVT"  (2.10) C',  C'ox  201 
where vs was assumed to be equal to 24:OF and VT is the classical  strong inversion 
threshold voltage. The total gate capacitance is given by 
C'  c"[I 
20, 
(2.11) 
I vGB  vTI 1- 20J 
Therefore, in strong inversion, a power series analogous to (2.9) for the gate capacitance is 
valid if VFB is substituted by VT. The error in this case is usually larger than for accumula­
tion. The approximation is still good enough to model weak nonlinearities of Cg' in strong 
inversion. We end this Section with a comment on the weak non-linearities of MOSFET 
capacitance either in accumulation or strong inversion with their strong non-linearities in 
flat-band condition. The voltage coefficient in the latter case is given by 
,,,  2 
1  Cg  ox Va. =  (2.12) 
L's dVGB  3qEscNA 
20t 
while in the accumulation it is lie,  (2.13) , (VR v FR)
2 
t in the strong inversion it is Vc,  (2.14) 2'
(VR  VT)
In flat-band condition the voltage coefficient (2.12) has a strong dependence on the 
technological parameters Cox' and Na. On the other hand, both in strong inversion and 
accumulation, the voltage coefficients are asymptotically independent of technological 
parameters. For a 5-V technology, typical VT values range from 0.6 to 1.0 V. If a bias 
voltage equal to 2.5 V is applied to a gate capacitor in such technology, the voltage 
capacitance coefficient lies between 14 and 22 kppm/V. 8 
Chapter 3. Predictive track and hold circuit 
The nonlinearities of MOSFET capacitor were evaluated in last chapter. In this 
chapter, we shall analyze the principles of a track and hold circuit [3][4] implemented using 
MOSFET capacitors. 
3.1  Correlated double sampling (CDS) 
The basic idea of CDS is to sample the unwanted quantity in one phase, sample the 
signal plus the unwanted quantity in another phase and then substract it from the one in the 
first phase ,  after which a cleaner signal output can be obtained. A resetting T/H circuit 
using the basic scheme is shown in Fig. 3.1 [2]. Similar basic schemes for amplifiers, and 
comparators can be found in [5]. In 01, capacitor C is charged to the input signal and the 
combined-input-referred offset and noise. In 02, the left plate of the capacitor is connected 
(a) 
vout 
vos 
Figure 3.1: Resetting compensation T/H circuit 9 
to the output of the opamp. If the opamp is an ideal one, then the output in 02 will be exactly 
the signal at the end of the last 01. In the non-ideal opamp case, the output error will be the 
difference between the negative input values of the opamp during the two phases, that is 
V outerr(nT)  = vos(nnvos(nT T/2). The transfer function from Vc,s to Vouterr is ( 1­
Z-112) which highpassed the input error. But in this circuit, the opamp is reset to Vos in 01, 
therefore, the opamp needs a high slew rate. A modified gain and offset compensated track 
and hold circuit was proposed by Wang and Temes [4] in 1987. It is shown in Fig.3.2. 
vout 
Figure 3.2: Non-predictive CDS track/hold circuit 
In phase 1, the input capacitor C and feedback capacitor Co make the circuit operate 
in inverting tracking mode while C is charged to vin and the offset. In phase 2, the left plate 
of C is flipped to the output of the opamp to implement the holding function. In this circuit, 
in spite of the inverted tracking in 01, which causes the output to swing away from the next 
holding value, it is less than the swing in the previous resetting compensation circuit when 
the input changes slowly, thus providing a reduced sensitivity to the finite dc gain of the 
opamp when the input frequency is much lower than the clock frequency. Analysis shows 
that when the input signal is approaching half of the sampling rate, the error will actually 
be greater than for the one without compensation because the output will swing from one 
peak to another peak with inverted tracking. The delayed cutoff (Old is used to reduce signal-
dependent distortion. 10 
3.2  Predictive CDS track/hold circuit 
3.2.1  Basic predictive track/hold circuit 
To change the inverted tracking in the previous circuit, the predictive version is 
shown in the Fig 3.3 [3]. In phase 1, the circuit is in a noninverting tracking mode because 
of the help of the added capacitor C2, whose value is twice as big as C1 which is connected 
to the non-inverting input in this phase and charged to ye 1 = vin  Vos + vin/A  1  Assuming 
V in 
Figure 3.3: Basic predictive track and hold circuit 
ideal  tracking,  when  phase  2  turns  high,  the  output  will  be 
your = Vosvout/A2+ vci =vin + yin/A I vout/A2. If Al and A2 are exactly the same, 
then vout is exactly the same as yin. If not, then the order of the difference will be around 
the square of the gain, thus greatly enhancing the accuracy. Also in this circuit, the linearity 
of tracking is less important than in the previous ones, thus the matching requirement 
between CI and C2 is reduced. The above circuit can easily be implemented in a differential 
form, thereby reducing the common-mode noise and even-order distortion. One of the 
disadvantages of this circuit is that in the holding phase, the right plate of C2 is floating 
while the left plate is connected to the continous input signal. This makes the voltage across 
C2 unchanged in the hold phase and it'll take more time for the output to settle in the next 
tracking phase. 11 
3.2.2  Improved switching predictive track/hold circuit 
A solution to this problem is shown in Fig. 3.4(a-c). The value of the four capacitors 
are same. During the tracking phase shown in Fig. 3.4(b) we have the C3 and Cf path 
implement the tracking function. The charge on the sampling and holding capacitor C1 is 
balanced by the charge on C4 (note that C4 is connected to -vin while C1 is connected to 
C3 
H  1 
(02 
+ in 
1 
Cl 
(1)2 
(a) 
C4  Oid 
vos 
(b) 
C 
Cl  yin 
I I  (C) 
vos 
Figure 3.4: Improved switching track and hold circuit 
(a) full circuit (b) tracking (c) holding 12 
vin). In the holding phase (Fig. 3.4c), the right plate of C1 is connected to the opamp output 
while C3 are precharged to -vin and Cf to yin thereby speeding next tracking transience. We 
can use two track/hold circuits either in cascade or in parallel to realize the sample and hold 
function. In the latter way the speed of sampling and holding is twice as fast as that of the 
track and hold circuit (Fig 3.5). When the upper T/H circuit is tracking, the output of the 
1  fs 
vin  - - - T/H  your  2fs 
2 
T/H 
Figure 3.5: Pingpong structure to realize S/H 
whole circuit is the output of the lower T/H circuit which is in the holding phase. In the next 
phase, the situation is just the reverse. Because both T/H circuits are insensitive to the 
matching of the capacitors , the final mismatch error can be neglected. 
Let's analyze the effective load in the two phases of the circuit. A general diagram for such 
a circuit is shown in Fig. 3.6. 
cin 
Figure 3.6: General circuit representation of feedback switched circuit. 13 
The effective load is: 
CinCL
 
Ceff =  C z-n+CL+  c
 
For the track and hold circuit discussed just before, the effective load for the two 
phases can be calculated: 
tracking: Cin = C + C3+ C3+ C inpara= 3C  Ceff = 3C + CL + (3 CCL)/ Cf 
holding: Gin =  + CL + (C inpaC L)/ CI Cinpara  Ceff = Cinpara 
Here, Cinpara denotes the parasitic capacitance at the input of the opamp. Therefore 
we can see that the effective loads in the tracking and holding phases are not balanced. 
What's more, it is observed that the sampling and holding capacitor C1 is charged between 
the input signal and the virtual ground of the opamp, which makes the transition from 
tracking to holding more sensitive to the opamp. 14 
3.2.3  Balanced-load predictive track/hold circuit 
A better way of dealing this problem is to make the holding capacitor charge 
between the input signal and a fixed ground instead of the virtual ground of the opamp. It 
is shown in the following Fig. 3.7. 
(a) 
Vin  02Z 
C2 
Vin 
CI 
1  I 
Csh 
V. + 
In 
Vout  (b) 
OS 
C2 
vin+ 
Vin-
Csh 
vout  (c) 
Figure 3.7: Improved version of the T/H circuit utilizing the error- storage capacitor 
to make the opamp load more balanced (a) full circuit (b) tracking (c) holding 15 
It can be seen that in the tracking phase, the number of capacitors connected to the 
virtual ground is reduced from three in previous circuits to two in this circuit. 
3.2.4  Track-settle-hold predictive track/hold circuit 
In the above predictive CDS circuits, it can be observed that the difference between 
the opamp gains in the tracking and holding  phases will affect the accuracy of the 
compensation. In the last version of the circuit, the opamp is connected to a continous 
signal in the tracking phase while connected to an almost fixed signal in the holding phase. 
As we know, the gain near dc (almost fixed signal) can be ten times or more larger than the 
gain in the tracking phase when the opamp is connected to the changing input whose 
frequency is one or two orders above the first pole of the opamp. Therefore, an inserted 
settling phase in which the changing input is disconnected from the opamp will reduce the 
error caused by this gain difference. The clock phases are shown in Fig. 3.8. The full single-
ended final version is shown in Fig. 3.9(a-d). 
4) 1 
01p 
02 
03 
04 
4)4d 
Figure 3.8: Clock phases of the Till circuit 16 
Ci  1 I  H 
Cs  +Vin 
Csh 
Vout 
(b) 
vos 
C2 
Ci
  -I 
Cs 
Csh -Vin  H  (c) 
vout 
Vos 
C2 
+Vin 
C 
Csh Csh
 
-vin
 
vout 
(d) 
Figure 3.9: Single-ended final version of the track-settle-hold predictive 
T/H circuit (a)full circuit (b) tracking (c)settling (d) holding 17 
3.3  Implementation and post-layout simulation results 
Because this test chip needs to drive directly the off-chip pin whose capacitance is 
assumed to be around 15 pF, the requirement on speed must be reduced compared to what 
it would be if it were driving, e.g., an on-chip ADC. With balanced consideration on power 
and frequency, the switch size is smaller than it would be otherwise if  it would be 
integrated with other systems on the chip, e.g., several switches sizes were changed from 
20 lurn to 12 Ara in this circuit. Also the switches connecting the wide-swing signal are 
bigger than the ones connected to lower-swing signal in order to reduce the effects of 
greater nonlinearity of MOSFET switch on-resistance under bigger swing. The actual 
implementation is the fully differential one shown in Fig. 3.10 and Fig. 3.11. New analog 
ground pins agd_b agd_e are added in the main circuit to bias the MOSFET capacitors in 
charge transfer path. The bottom plate of Cs is connected to the input of the opamp. In order 
to bias it in the accumulation region as other capacitors, the opamp is designed to be able 
to work at low input common-mode (CM) voltage ( it works at 0 V common mode in our 
simulation). There are two T/H blocks sharing a clock generator. The transistor sizes of the 
track and hold stage are also shown in Fig. 3.11. The clock generator is shown in Fig. 3.12. 
The op-amp used in this circuit is shown in Fig. 3.13. It has a dc gain of 60 dB, a unit-gain­
frequency at 33 MHz and a phase margin of 80 degree as shown in Fig. 3.14. As will be 
shown in the nonideal effects analysis in next chapter, these parameters are adequate. The 
"w/1" or "w V" symbol on the transistor means its width w and length 1. For parallel 
.  w//  w\/ transistors, the number m of unit devices is shown as in  1-71- or 
m 
Additional consideration is the common-mode-feedback (CMFB) circuit, which is 
on the right side of the stage shown before in Fig. 3.11. The MOSFET capacitors Cems are 
always charged between the opamp output nodes and the CMFB node. Since the output can 
swing down to 0.5 V from its CM (2.5 V) and the CMFB node changes very little around 18 
1.1 V, if we directly biased a MOSFET capacitor between them, then it wouldn't be always 
in accumulation region. Therefore each Ccmc is split into a pair of series MOSFET 
capacitors. Similarly each Ccmb is also split into a pair of series MOSFETs to improve the 
linearity. A new pin vbiasmos, is added for setting the voltage of the common node of the 
series capacitors. The difference between Ccm_o and Cem_b is this: without splitting, Cans 
can be out of accumulation region. But without splitting, Comb will be in less linear 
accumulation region. Another reason for splitting Ccmb is to help set the bias of the split 
Coms in ch. Although the deeper the MOSFET capacitor is biased in the accumulation 
region, the better its linearity, we don't set Vbiasmos too high as when 01 turns high, the 
swing of the common node of the two series MOSFET capacitors may be so high that the 
switches which are connected to vbiasmos and supposed to be "off' may be "on". 
The simulated differential input and differential output signals are shown in Fig. 
3.15. The frequency of the input signal is 100 kHz, the clock rate of the T/H is 1 MHz, the 
final output sample-and-hold rate is 2 MHz. The post-layout simulation gives 80 dB STHD. 
As the input signal frequency goes up, the STHD will decrease gradually. Fig. 3.16 shows 
the two T/H outputs and the final S/H output. It can clearly be seen that the two T/H are 
working in turns generating the holding wave. Fig. 3-17 shows the impact of the CM on the 
T/H output of this circuit. For example, from about 19.76 gs to 20 gs, which is the holding 
phase of one T/H, both positive output and negative output of that T/H have a CM shift. 
But they are cancelled in the differential output. The layout of the circuit is shown in Fig. 
3-18. THAI denotes the first track and hold stage. THA2 denotes the second one. 
OP_BIAS means the op-amp bias circuit. The CMFB1 and CMFB2 denote the CMFB 
circuit for the op-amps in THAI and THA2 respectively. This chip has been submitted to 
the Orbit1.2 gm process for fabrication. It will be tested when received at OSU. 19 
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Chapter 4. Nonideal Component Effects 
4.1  Non-zero "on"-resistance 
The instant value of the clock signal on the gate of the MOSFET is usually the 
power supply voltage, like Vdd or Vss. Therefore for the switch shown in Fig. 4.1.1, 
ivas  v7 i >  is usually satisfied and the MOSFET is in the non-saturated region and 
therefore behaves as a linear resistor value of Ron  = 
1 
2k(v Gs VT) 
vd  vs 
Figure 4.1.1: MOSFETswitch 
4)2  yin 
-Vin 
Figure 4.1.2: Holding phase 
In the holding phase in Fig. 4.1.2 taken from Fig. 3.7(c), C1 and C2  are 
continously charged to -vin or vin. In order for the capacitor to reach the final value of vin 
accurately enough before the next tracking phase starts, we need to find the requirement 
on the value of kn. Note that in the holding phase, the jump of the input is only a step of 
the sine wave (not from 0 to a new value), thus for oversampled signals, the change of 
Vg, is small, thus we can use an average 120n to represent the charging process. At the 29 
end of the holding phase, usually the change of voltage across C1  or C2 shall be within 
0.1% the desired value, that gives T/2 >7Ton=7RonC,  so Ron < T/(14C). After 
substituting the parameter values of post-layout simulation, we find they satisfy the 
relation. Notice that Ron is both process and temperature-dependent, therefore we need to 
design for the worst case variation. 
4.2  Nonideal opamp effects 
The MOS operational amplifier is the most important and complicated part of the 
switched-capacitor circuits. Because of the finite gain, high-frequency rolloff, output 
resistance, leakage current, nonlinear distortion, noise and slew-rate, the opamp can't 
perform as a ideal voltage controlled voltage source. In the following, these nonideal 
effects will be discussed [7-9]. 
4.2.1  The effect of finite opamp gain 
For a voltage-controlled voltage source, the inverting input of the opamp is a true 
virtual ground. But for an actually opamp, it's not. In Fig. 4.2.1  , just when the circuit is 
C 
Vout 
Figure 4.2.1: Tracking of the circuit. 30 
going from holding back to tracking, the node voltage between the C1 and C2 is changed 
vout(n) from 0 to virtual ground whose potential  is  .  At the end of tracking which is
Ao 
T/4 later, according to charge conservation, 
(Ci+Cs+C2)(vout(nT+T/4)/A0-0). 
-C2((vout(nT+T/4)-vout(nT))+Ci(vi,z(nT+TI4)-vin(n7))=0  (4.2.1) 
Let C2b denote C2+(q+C2-1-Cs)/A0, then the transfer function is 
Vout(z) /n(z)=(Ci-C1z-1)/(C2b-C211)  (4.2.2) 
while the ideal one is  Y(C2b-C211). 
So the difference factor is (1+az-1)/(1-11) where oc=C2b/C2-1. The  error in 
magnitude and phase are both about the order of a. As the opamp gain is usually greater 
than 1000, a is quite small and this effect is negligible. 
4.2.2  The effect of finite opamp bandwidth 
For a real opamp, the gain decreases after the first pole. The opamp's ability to 
maintain the input as a virtual ground is greatly reduced. Let us assume the simple one-
pole model for discussion. The analyzed circuit is the single-ended version, which 
doesn't affect its applicability because we don't discuss the charge injection,  common-
mode jump etc. in this analysis. And we're also assuming two-phase operation for 
simplicity. 
Refer to Fig. 4-2-1, as the input signal frequency is usually much higher than the 
frequency of the first pole, the transfer function can be approximated as 
(0,
Av(s),-- (4.2.3) 
JO) 
In the time domain 
v (t) = ,vi(t) d  0) (4.2.4) t ° 31 
Applying the charge conservation principle in the tracking phase, we have: 
C2(vo(t)v1(t)) + C1( vin(t)  v1(t)) + C ;(v i(t))= 
C 2(v o(nT  T)) + C1(v in(nT  T)) + C s(vi(nT T))  i.e. 
C2(vo(t)-vo((n-1)7)+C1(-vin(t)-(-vin((n-1)7))= 
(Ci+C2+Cs)(v1(t)-v1((n-1)7))  (4.2.5) 
Here we omit the very small difference of the right plate voltage of Cs from 0 in holding 
phase. Note here the input is the negative side of the input, differentiate it, substitute 
(4.2.4) and let 
vin(t)=A sin (Dint  (4.2.6) 
we have: 
(Ci+C2+Cs)dvi(t)/dt + cotC2vi(t) 
=-Cidvin(t)/dt=-ACiwincoswint	  (4.2.7) 
dv  1  03tC2  AC iwincos wint 
i.e.  +	  (4.2.8) dt  C 1 + C2+ Cs 
iv 
Ci+ C2+ Cs 
The solution is: 
v i(nT T + t) = (v i(nT  T) + Kcos(p)exp(kot)Kcos(coint +  (4.2.9) 
where K = (ACicoin)/  C2+ C5)2 + (At2C22) 
tg(p.---coin(Ci+C2±Cs)/(0)tC2), -rrJ2< y<0 
/co = (.0tC2ACi +C2+Cs) 
k1 =k0* T/2 
So, we get 
v1(nT-T/2).(v1(nT-T)+B)exp(-k1)-Kcos(coinT2 +  (4.2.10) 
And vo(nT-T12)-vo(nT-T).(1+Ci1C2+Cs1C2)(vi(nT-T2) 
-v1(nT-7))+(vin(nT-T12))-vin(nT-T))C1 1C2  (4.2.11) 32 
In the holding phase, we have: 
volt) -v1(t)=v0(nT-T/2)-vi(nT-T/2)  (4.2.12) 
differentiating it, we have: 
dvo(t) /dt=dvi(t) /dt,  (4.2.13) 
substitute (4.2.4) into (4.2.9), 
dv1(t)/dt=-0)tv1(t)  (4.2.14) 
solving the result in the value of v1 at t=nT as: 
vi(nT)=v1(nr-T/2)exp(-k2)  (4.2.15) 
where k2=cotT/2 
also substituting this result into (4.2.12) gives: 
vo(nT)=v0(nT-T12)-v1(nT-T12)(1-exp(-k2))  (4.2.16) 
Therefore, k1 and k2 determine how fast the exponential damping is. As k2>k1, we only 
need to have k2=o)tT/2 <<1. cot > Roc is a good criterion which satisfies this and won't 
cause too much noise aliasing into baseband which will be shown in Section 4.3. 
4.2.3  The finite opamp slew rate 
In a real opamp, it takes time for the opamp to slew to the next holding value. If 
the slew rate is so slow that the output voltage cannot reach its final value within the 
time slot, nonlinear distortion will occur. Assuming the input signal is v(t)=A sin (pint, 
dvl the maximum slope possible for the sample-and-hold output is  = coinA which 
dt max 
occurs when the output crosses zero. The maximum step is then, 33 
T  coinA dvi vmax 
Timax2  2f 
If we assign, say x=15% of the T/2 to slewing. then we have 
winA  coinA AVmax 
r  2 fx(T /2) tslew 
Substituting the parameters we have about the opamp, this condition is found to 
be satisfied. 
4.2.4  The effect of finite output resistance 
The op-amp, which ideally is a voltage-controlled voltage source, has in fact a 
non-zero output resistance R0. This may be of the order of only a few kg2, if a buffer 
output stage is used, but it can be much larger (of the order of several MO ) if there is no 
buffer stage in the opamp as in a folded-cascode opamp. The effect of Ro is illustrated in 
Fig. 4.2.2 during the tracking phase, when the opamp is discharging C1 and recharging 
C2 , Cs and CL 
Cs 
Figure 4.2.2: The effects of Rout on the circuit. 34 
Here, the transfer function of the opamp is assumed to be: vo(o))/v(w)=030/(j(.0) 
i.e.  dvo/dt.-coov  (4.2.17) 
It was also assumed that the on-resistance of the switches is low, so that the initial 
redistribution of charges between C1, C2 and CL when the 402 goes high is negligible. We 
then analyze the subsequent transience caused by the non-zero op-amp output resistance. 
According to KVL, 
your= vo-iRo  (4.2.18) 
and the KCL and branch relations give: 
dv  dv i = C  °u + C  (4.2.19)
L  dt 1 dt 
Also, if the initial value of v(t) and vc(t) are v° and vc°, respectively, then by charge 
conservation at node A (note that vi=-vin in this case) , 
Cs(v-v°)+Ci((v-vin)-(0-vin°))=C2vc-C2v,°=C2v (4.2.20)  -out-C2v-C2vc° 
i.e 
v= C2(V ourv°)I (C C2+ C s)+(Civ in-Cl Vin°1-CsAl(Cl+C2+Cs)  (4.2.21) 
Assuming vin=Asincoint, and differentiating it, we have: 
dv/dt= C2/( Ci+ C2+ C s)dv i/dt+Awincoscoint* Ci/(C. 1+ C2+ C s)  (4.2.22) 
Substitute (4.2.22) into (4.2.18) and (4.2.19), we have: 
dvout  R0C12/Win cos ( 0 int
= v0  R0T (4.2.23)  v out  0  dt  C + C2 + Cs 
where To.R0(q+C/C2/(C1+ C 2+ C s)). Let V°.vco_voci ic  differentiate it, and with 
(4.2.17), we have: 
dvon/dt=cooC2(vour v°)/(Ci+C2+Cs)+Ci(vin-vin4CsV°)/ 
(C1 + C2+ Cs)-Ro(CL+CiC2/(Ci+ C2+ Cs))d2Von/c/t2+kvin(t)  (4.2.24) 
where k=R0C12Acoin2/(C1 + C2+ CS) 35 
This second-order differential equation has a damped sine-wave function as its 
solution. The time constant T1 of the exponential damping is, for usual values, 
determined almost completely by the time associated with R0 whose value is the reverse 
of the real part of frequency eigenvalue of the equation, 
WOC2  .) 1 +4(4To 
Xf =  (4.2.25)
2 To 
The real part is 1/(2To), so we have Ts=2To. Therefore, for 0.1% accuracy  we 
should have the time for tracking T/4>7*Ts=7*2Ro(CL+C1 C2/(CI-FC2+Cs)). After 
examining, we find the opamp designed can satisfy this condition. 
4.3  Noise 
In this Section, noise in this system will be discussed. Here,  the single-ended 
version will be analyzed whose results can be easily applied to the differential version. 
4.3.1  Thermal Noise 
There are two important mechanisms for noise generation in an MOS transistor. 
One is the thermal noise, with an approximately constant power spectral density (PSD) . 
In a real resistor R, the electrons are in random thermal motion. As a result, a 
fluctuating voltage appears across the resistor even in the absence of a current from an 
external circuit. Thus, the Thevenin model of the noisy resistor is shown in Fig. 4.3.1a. 
Clearly, the higher the absolute temperature T of the resistor, the larger vnT will be. 
Actually, it can be shown that the mean square of vnT is given by 
VnT
2  = 4kTRAf = 49RAf  (4.3.1) 
Here, k is the Boltzmann's constant, and M is the bandwidth in which the noise is 
measured, in Hz (The value of 40 at room temperature is 1.66x10-2°VC). 9 is used to 
avoid confusion between the same symbol denoting temperature and clock period. The 36 
average value (dc component) of the thermal noise is zero. Since its spectral density S(f) 
is independent of the frequency, at least for low frequencies, it is a "white noise". Clearly 
Fig. 4.3.1a can be redrawn in the form of a Norton equivalent, that is  as a (noiseless) 
resistor in parallel with a noise current source inT (Fig. 4.3.1b), The value of the latter is 
given by: in T2 = 4kTGEf 
R 
1nT 
(a)  (b) 
Figure 4.3.1: Thermal noise in a resistor (a) Thevenin equivalent (b) Norton equivalent 
Since the channel of a MOSFET in condition contains free carriers, it's subject to 
thermal noise. Therefore, Eqs.(4-3-1) and (4-3-2) will hold with R given by the 
incremental channel resistance. The noise can then be modelled by a current source, as 
shown in Fig. 4.3.2a. If the device is in saturation, its channel tapers off,  as we know, 
and the approximation R=3/(2gm) can be used in (4-3-2) In most circuits, it is convenient 
to pretend that inT is caused by a voltage source connected to the gate of an otherwise 
noiseless MOSFET, this "gate referred" noise voltage is shown in Fig. 4.3.2(b) and given 
by 
2  8 k TAf vo-2  (inT/gm)  5-gm 
As an example, for a transistor with W= 200um, L=10um, Cox =4.34x10-8F/cm2 which is 37 
operated in saturation at a drain current iD=200 1.1A, the gate-referred noise  voltage at 
room tempeature is about 9 nV/jrz . 
tnT 
Figure 4.3.2: Equivalent models for the thermal noise in a MOSFET 
(a)noisy current (b) equivalent nosiy gate voltage 
4.3.2  1/f Noise 
The other dominant noise is the flicker noise (1 /f) noise  .  In a MOS transistor, 
extra electron energy states exist at the boundary between the Si and SiO2. These can 
trap and release electrons from the channel, and hence introduce noise. Since the process 
is relatively slow, most of the noise energy will be at low frequencies. The PSD is given 
by the approximating formula: 
2  K Of  v  =  (4.3.2) nf  WLCox f 
Here, CoxWL equals the gate-to-channel capacitance in the triode region, and K 
is a process and temperature-dependent parameter. A typical value is  3x10-24 V2F. For 
the transistor described in the last section, at a low frequency 1 kHz, this formula gives a 
noise voltage of 83 nV/VT- ,  which is much bigger than the corresponding thermal 
noise. But in the holding phase of our track and hold system, when the bulk of noise -­
the S/H noise is generated  ,  there is no current flowing through it and the MOSFET 
capacitor does not contribute any 1/f noise. Thus in the calculation below, we'll omit 1/f 
noise. The noise in the settling phase is also neglected because in this phase only the 
small direct noise exists. 38 
4.3.3  Noise calculation 
First we discuss the opamp noise.
 
Consider a noise voltage source with a mean-square value
 
dv2 = S(f)df  (4.3.3) 
where S(f) is the spectral noise density. So in a small bandwidth Af, the root-mean-square 
value of the noise is given by 
v = S(f)Af 
Thus the noise voltage in bandwidth 4f can be modelled approximately by a 
voltage source with an rms value v. Network noise calculations for a given circuit then 
can be obtained by using general circuit theory. The only difference is that when 
multiple noise sources are applied, as is usually the case in practical circuits, we can 
represent each noise source by a separate noise generator and calculate the output 
contribution of each one. The total output noise power in bandwidth M is calculated as a 
mean-square value by adding the individual mean square contribution from each output 
noise. This requires that all the original noise sources be independent, which is satisfied 
in this circuit. 
Consider this track and hold system and assume it is fed from a low source 
impedance so that the equivalent input noise voltage determines the noise performance. 
The opamp input-referred noise spectral density was computed using HSPICE  as 
Si(f)=3 0* I 0- 8 V2 /Hz. 
The thermal noise spectral density caused by the opamp is the product of the 
opamp-input referred noise spectral density and the magnitude square of the voltage 
gain. The total output noise voltage accumulated from zero to half of the sampling 
frequency is obtained by integrating the spectral density. 
Due to the internal sampling and holding performed by the switches and 
capacitors, the internally generated thermal noise in the switched capacitor circuit will be 39 
replicated in the frequency domain, and for usual parameter values, the thermal noise 
will get seriously undersampled and hence aliased. As a result, the main part of the PSD 
is limited to fc while its magnitude will be multiplied by 2fnoise/fc, where fnoise is 
determined by the inverse of the time constant  associated with the on-resistance of 
switches or the unit-gain-frequency of the opamp. In this case, the limiting factor is the ft 
of the opamp. 
If the noise of each MOSFET in the opamp is represented by its equivalent input 
noise voltage generator, then the equivalent input noise voltage of the opamp can be 
obtained. It is necessary to get the transfer function A(f) from the noninverting input of 
the opamp to the output of the system. In the holding phase, it can be seen that when 
positive input of the opamp changes, the output will have the  same change, A(f)=1 
f/2 
thus if 2/2A2(f)df = f/2, since vop
2  = ((2f0)/fdSd  A2(f)df = foSd, so the
0 
0 
result is: 
33* 1 06*30* 1 0-1 8= 1*10-9 172 
Second, we consider the switch noise. From the noise model of (4.3.1), the 
thermal noise for switches in the circuit of Fig. 4.3.3 can be modelled as follows. When 
the switch is on, the power spectral density is 
5(f) = = 
12 
3,7v  ST(f)1Ron+ 1/ ( jo)C)I 
The general shape of the S(f) is shown in Fig. 4.3.4  .  Now we consider the noise 
at the holding phase. Due to the effects of sampling and holding, we have: 
0. 
Ss/I1(f) =  M2(sinn77)2ES(fkfc) 40 
Vns 
Figure 4.3.3: Switched-capacitor noise 
s(t) 
2kTRon 
f 
Figure 4.3.4: General shape of direct noise 
The original direct noise spectrum can be approximated by the rectangle shown 
in dashed line in the Fig.4.3.5. 
S(f) 
2kTRon 
r 
f 
SW  fsw=1/4RonC 
Figure 4.3.5: Approximation of direct noise for calculation of S/H noise, the area 
below the rectangle is same as the original low-pass function extending to infinity 
The bandwidth associated with the idealized box response is thus fsw=1/4Ton 
According to the previous equation on S/H noise, this aliasing will cause the direct noise 41 
spectrum to be shifted by integer multiples of 1/T and the resulting replicas added and 
then multiplied by the sinc function. 
In our circuits, the W/L of the switching MOSFET is required to be big enough 
for a complete charge transfer. For a 0.1% settling accuracy, the period of time when the 
switch is on-- mT shall be 7 times as big as Ton, the charging time constant of the switch 
and the capacitor. So mT > 7Ton ,and f  =  1  7  3-5fc 4Ton 4mT 
The power in the baseband is multiplied by 2fsw/fc, 
2fsw/fc* S(f)=(112RonC/fc)*201?0=0/(Cfc) 
Thus the total noise power in the baseband due  to all the replicas is 0/C 
Therefore it doesn't help to reduce Ron below the value required by the settling-time 
condition since while this reduces the direct thermal noise PSD Sd(w), it increases the 
aliasing, and the two effects cancel. By contrast, increasing C reduces both the direct and 
the aliased thermal noise PSDs. 
At the beginning of the pre-holding phase (including tracking and settling during 
which both Cs and Ch is not switched)  , both Cs and Ch have an amount of kT/C noise 
caused by the switches which connect them to analog ground. In the holding phase, Cs is 
switched and connected to the left plate of Ch and the right plate of Ch is switched to the 
output. KT/C noise in two phases adds up, the result is 
2  20  20  v = + 
sw  Cs Ch 
With calculation, we get
 
2=2.5* l0-8 v2
  vsw 42 
Because the switch kT/C noise is independent of the opamp noise, we can add 
their power, 
2  2  2 _2-6*10-8 V2
vtora/  =vsw +vop 
So the estimated total output noise is V totai r=161 ).tV, the dynamic range (DR) is around 
84.8 dB for single-ended version. For differential  one in our case, there's a 3 dB 
improvement. So the final DR is 87.8 dB. It is better than STHD. Therefore harmonic 
distortion dominates. 43 
Chapter 5. Summary and Future work. 
In this thesis, we discussed: 
1. The idea of CDS (correlated double sampling) and its improvement-­
predictive CDS techniques to reduce the harmonic distortion in T/H circuits. Some 
considerations on switching, speed and settling were also discussed. 
2. The nonlinearity of MOSFET capacitor implemented in accumulation and in 
the strong inversion region. 
3. Consideration on implementing the chip with MOSFET capacitors and direct 
off -chip load. Post-layout simulation results were also given. 
4. The nonideal component effects on the performance of the circuit. 
The original contribution of this work is that the predictive CDS techniques and 
properly biased MOSFET capacitors (replacing high-quality analog poly-poly capacitors 
which are not available in a basic digital process) are combined to realize a high-
accuracy T/H stage. 
Based on the discussion, the following future work is recommended: 
1. Applying predictive CDS techiques in SC filters, such as the post-filter used in 
the delta-sigma DACs. 
2. Using series or parallel compensated capacitor branches everywhere to reduce 
further the effects of MOSFET capacitor's nonlinearity . 44 
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